Based on native SystemVerilog VIP architecture, VIP for M-PCIe™ technology enables enhanced performance, usability, and debugging in SystemVerilog UVM environments. Solution has built-in M-PHY
Verification IP is available for Mobile PCIe technology.
by
Tags:
Leave a Reply
You must be logged in to post a comment.